New Reconfigurable Memory Architecture for Parallel Image-Processing LSI with Three-Dimensional Structure

摘要

A reconfigurable memory network for a parallel image-processing LSI with a three-dimensional structure is proposed. The proposed memory network can be dynamically configured by changing the connections between processing elements (PEs) and memories in acc