首页>
外国专利>
Switch-based parallel distributed cache architecture for memory access on reconfigurable computing platforms
Switch-based parallel distributed cache architecture for memory access on reconfigurable computing platforms
展开▼
机译:基于交换机的并行分布式缓存体系结构,用于可重配置计算平台上的内存访问
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computing architecture comprises a plurality of processing elements to perform data processing calculations, a plurality of memory elements to store the data processing results, and a reconfigurable interconnect network to couple the processing elements to the memory elements. The reconfigurable interconnect network includes a switching element, a control element, a plurality of processor interface units, a plurality of memory interface units, and a plurality of application control units. In various embodiments, the processing elements and the interconnect network may be implemented in a field-programmable gate array.
展开▼