...
首页> 外文期刊>Japanese journal of applied physics >Planar Metal-Oxide-Semiconductor Field-Effect Transistors with Raised Source and Drain Extensions Fabricated by In situ Boron-Doped Selective Silicon Epitaxy
【24h】

Planar Metal-Oxide-Semiconductor Field-Effect Transistors with Raised Source and Drain Extensions Fabricated by In situ Boron-Doped Selective Silicon Epitaxy

机译:通过原位掺杂硼的选择性硅外延制造的具有增加的源极和漏极扩展的平面金属氧化物半导体场效应晶体管

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

Junction depth and parasitic resistance have a trade-off relationship. To improve this relationship, in situ boron-doped selective Si epitaxy was used to fabricate metal-oxide-semiconductor field-effect transistors (MOSFETs) with raised source and drain extensions and a facet. The amount of boron diffusion was small and the MOSFET also had low extension sheet resistance. Furthermore, with the optimization of four process parameters, spike rapid thermal annealing (RTA) temperature, halo dose, impurity concentration introduced by in situ doping, and epitaxial Si thickness, the relationship between the gate length at I_(off) = 100nA/μm and the drive current at I_(off) = 100nA/μm was improved.
机译:结深度和寄生电阻之间存在权衡关系。为了改善这种关系,原位掺杂硼的选择性Si外延被用于制造金属氧化物半导体场效应晶体管(MOSFET),其源极和漏极的延伸范围和刻面都增加了。硼扩散量很小,MOSFET的延伸薄层电阻也很低。此外,通过优化四个工艺参数,尖峰快速热退火(RTA)温度,晕圈剂量,通过原位掺杂引入的杂质浓度以及外延Si厚度,I_(off)= 100nA /μm时的栅极长度之间的关系I_(off)= 100nA /μm时的驱动电流得到改善。

著录项

  • 来源
    《Japanese journal of applied physics》 |2010年第3issue1期|p.036505.1-036505.4|共4页
  • 作者单位

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

    Device Technology Department, Semiconductor Technology Development Division, Semiconductor Business Group Consumer Products & Devices Group, Sony Corporation, 4-14-1 Asahi-cho, Atsugi, Kanagawa 243-0014, Japan;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号