首页> 外文期刊>Japanese journal of applied physics >Drain-induced Schottky barrier source-side hot carriers and its application to program local bits of nanowire charge-trapping memories
【24h】

Drain-induced Schottky barrier source-side hot carriers and its application to program local bits of nanowire charge-trapping memories

机译:漏极诱导的肖特基势垒源侧热载流子及其在纳米线电荷陷阱存储器局部位编程中的应用

获取原文
获取原文并翻译 | 示例
           

摘要

A new mechanism of drain-induced Schottky barrier lowering is reported experimentally for Schottky barrier nanowire devices. The strong drain-induced barrier lowering and associated source-side hot electrons were employed to program the localized bits of nanowire charge-trapping memory cells. For Schottky barrier nanowire devices, two different mechanisms of Schottky barrier lowering are classified: 1) gate-controlled and 2) drain-induced. In the drain-mode conduction, the lowering of Schottky source barrier relies on the drain voltage. The smaller gate voltage and the larger drain voltage are, the higher drain current is attained. The pure drain-induced current can locally program the nanowire charge-trapping cells at a drain voltage of 5-6 V. The decoupled forward and reverse reading curves confirm the trap charges are sorely programmed at the source-side region. This new drain-induced lowering mechanism provides a practical approach to program the multi-bit/cell NOR-type nanowire charge-trapping memories, and the drain-mode programming preserves excellent thermal retention and cycling endurance.
机译:通过实验报道了肖特基势垒纳米线器件的漏极诱导肖特基势垒降低的新机制。强漏极诱导的势垒降低和相关的源侧热电子被用来对纳米线电荷俘获存储单元的局部位进行编程。对于肖特基势垒纳米线器件,肖特基势垒降低有两种不同的机制:1)栅极控制和2)漏极诱导。在漏极模式传导中,肖特基源极势垒的降低取决于漏极电压。栅极电压越小,漏极电压越大,则漏极电流越大。纯的漏极感应电流可以在5-6 V的漏极电压下对纳米线电荷捕获单元进行局部编程。去耦的正向和反向读取曲线证实,陷阱电荷在源极侧区域受到了严重编程。这种新的漏极引起的降低机制提供了一种实用的方法来对多位/单元NOR型纳米线电荷陷阱存储器进行编程,并且漏极模式编程可保留出色的热保持性和耐循环性。

著录项

  • 来源
    《Japanese journal of applied physics》 |2014年第9期|094001.1-094001.5|共5页
  • 作者单位

    Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan;

    Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan;

    Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan, Department of Electrical Engineering, National Chi Nan University, Nantou 54561, Taiwan;

    National Nano Device Laboratories, Hsinchu 30078, Taiwan;

    Institute of Electronics Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号