首页> 外文期刊>International journal of computer science and network security >Development of Algorithm for Demodulator for Processing Satellite Data Communication
【24h】

Development of Algorithm for Demodulator for Processing Satellite Data Communication

机译:卫星数据通信解调器算法开发

获取原文
获取原文并翻译 | 示例

摘要

Quadrature Phase Shift Keying (QPSK) is the preferred modulation scheme for satellite data communication. A two stage estimation scheme for the demodulator for processing satellite data is proposed in this paper, where carrier frequency estimation is followed by timing recovery under training. Frequency offset estimation is performed by finding the slope of the best fit line through the unwrapped phase. Since this carrier frequency estimation technique gives an approximate estimate of the frequency offset, there still remains some frequency offset to be corrected. This is done in the second stage, where least mean square algorithm is employed to track the variations in frequency and estimating the symbols. Estimation of the correct sampling instant is based upon finding the minima of the absolute of the received training pattern and then calculating the maximum energy instant from it. An overview of the whole system architecture is presented and its performance is evaluated. BER curves for different frequency and timing offsets are also presented. Some tasks in the system may serve as bottlenecks to higher data rates owing to their computationally intensive nature. These tasks are identified and based upon that, the proposed algorithm is partitioned into two parts. One part is to be implemented on FPGA and consists of high computational complexity modules and the other is to be coded on a DSP processor.
机译:正交相移键控(QPSK)是卫星数据通信的首选调制方案。提出了一种用于处理卫星数据的解调器的两阶段估计方案,其中载波频率估计之后是训练中的定时恢复。频率偏移估计是通过找到展开相位中最佳拟合线的斜率来执行的。由于这种载波频率估计技术给出了频率偏移的近似估计,因此仍然存在一些频率偏移需要校正。这是在第二阶段完成的,在第二阶段中,采用最小均方算法跟踪频率变化并估计符号。正确采样时刻的估计基于找到所接收训练模式绝对值的最小值,然后从中计算出最大能量时刻。给出了整个系统架构的概述,并对其性能进行了评估。还给出了不同频率和定时偏移的BER曲线。由于系统中的某些任务计算量大,因此可能会成为更高数据速率的瓶颈。确定了这些任务,并在此基础上将所提出的算法分为两部分。一部分将在FPGA上实现,由高计算复杂度的模块组成,另一部分将在DSP处理器上进行编码。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号