首页> 外文期刊>Instrumentation and Measurement, IEEE Transactions on >Synthesis Concepts of Signals With High Spectral Purity for the Use in Impulse Radar Systems
【24h】

Synthesis Concepts of Signals With High Spectral Purity for the Use in Impulse Radar Systems

机译:用于脉冲雷达系统的高光谱纯度信号的综合概念

获取原文
获取原文并翻译 | 示例

摘要

This paper focuses on the synthesis of ultralow-noise signals for the use in a timebase of impulse radar systems. These systems are used in manifold applications and their accuracy is strongly dependent on the spectral purity of the timebase. Current systems use either phase-locked loops (PLLs) or direct digital synthesizers (DDSs). These PLLs comprise an excessive amount of components and recent DDSs still have a low spurious-free dynamic range (SFDR). Therefore, this paper presents two new approaches for the direct synthesis. They are based on frequency dividers with both short division factor sequences and noise-shaping techniques. Ideas for spur avoidance and noise reduction are described to improve the noise behavior in terms of SFDR and phase noise. The presented approaches have been realized in hardware and measurement results are depicted. For the system using frequency dividers with short division factor sequences, the best results are a SFDR better than 117 dB at a signal frequency of 10.7 MHz. The phase noise level is below −140 dBc/Hz at offset frequencies greater than 1 kHz. Regarding the frequency dividers with noise-shaping techniques, no discrete spurious are visible. The phase noise level at offset frequencies greater than 7 kHz is below −150 dBc/Hz. These results are comparable with state-of-the-art PLL concepts and thus confirm the approaches.
机译:本文重点介绍用于脉冲雷达系统时基的超低噪声信号的合成。这些系统用于多种应用,其准确性在很大程度上取决于时基的频谱纯度。当前系统使用锁相环(PLL)或直接数字合成器(DDS)。这些PLL包含过多的组件,并且最新的DDS仍然具有较低的无杂散动态范围(SFDR)。因此,本文提出了两种新的直接合成方法。它们基于具有短除法因子序列和噪声整形技术的分频器。描述了避免杂散和降低噪声的想法,以改善SFDR和相位噪声方面的噪声行为。所提出的方法已经在硬件中实现,并且描述了测量结果。对于使用具有短分频因子序列的分频器的系统,最好的结果是在10.7 MHz的信号频率下,SFDR优于117 dB。偏移频率大于1 kHz时,相位噪声电平低于-140 dBc / Hz。关于采用噪声整形技术的分频器,看不到任何离散杂散。偏移频率大于7 kHz时的相位噪声电平低于-150 dBc / Hz。这些结果可与最新的PLL概念相媲美,从而证实了这种方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号