Switched-capacitor simulation models for full-chips verification

摘要

Models and techniques used in a switched-capacitor functional model generator are described. The simulation models described are asynchronous with respect to the clock inputs, and the proposed models are useful for achieving functional verification of chips consisting of clock generating circuitry, switched-capacitor circuits, and other analog or digital blocks. Graph-based methods are used for each clock configuration to minimize CPU requirements. Continuous feedthrough of the analog signals is adequately handled. The program MODGENSC has been developed to generate the models directly from the circuit description in SWITCAP. With this capability, full-chip mixed digital/analog simulation is achievable and the simulation time is reduced significantly.