首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Accurate crosstalk noise modeling for early signal integrity analysis
【24h】

Accurate crosstalk noise modeling for early signal integrity analysis

机译:准确的串扰噪声建模,可进行早期信号完整性分析

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we propose an accurate and fast method to estimate the crosstalk noise in the presence of multiple aggressor nets for use in physical design automation tools. Since noise estimation is often part of the inner loop of optimization algorithms, very efficient closed-form solutions are needed. Previous approaches model aggressor nets one at a time, assuming that the coupling capacitance to all quiet aggressor nets are grounded. They also model the load from interconnect branches as a lumped capacitor, the value of which is the sum of interconnect and load capacitances of the branch. Finally, previous works typically use simple lumped 2-4-node circuit templates and employ a so-called dominant pole approximation to solve the template circuit. While these approximations allow for very fast analysis, they may result in significant underestimation of the noise. In this paper, we propose a new and more comprehensive fast noise estimation method. We propose a novel reduction technique for modeling quiet aggressor nets based on the concept of coupling point admittance. We also propose a reduction method to replace tree branches with effective capacitors which models the effect of resistive shielding. Furthermore, we model the simplified single aggressor net crosstalk noise problem using a 6-node template circuit and propose a new double pole approach to solve the template circuit. We have tested the proposed method on noise-prone interconnects from an industrial high-performance processor. Our results show a worst case error of 7.8% and an average error of 2.7%, while allowing for very fast analysis.
机译:在本文中,我们提出了一种精确而快速的方法来估算存在物理设计自动化工具中使用的多个攻击者网络时的串扰噪声。由于噪声估计通常是优化算法内循环的一部分,因此需要非常有效的闭式解决方案。先前的方法是一次模拟一个攻击者网络,假设到所有安静攻击者网络的耦合电容都接地。他们还将互连支路的负载建模为集总电容器,其值是支路的互连和负载电容之和。最后,先前的工作通常使用简单的2-4节点集总电路模板,并采用所谓的主导极点近似来求解模板电路。尽管这些近似值可以非常快速地进行分析,但它们可能会导致噪声的严重低估。在本文中,我们提出了一种新的,更全面的快速噪声估计方法。基于耦合点导纳的概念,我们提出了一种新颖的归约技术,用于对安静的攻击者网络进行建模。我们还提出了一种用有效电容器代替树枝的简化方法,该方法模拟了电阻屏蔽的效果。此外,我们使用6节点模板电路对简化的单攻击者网络串扰噪声问题进行建模,并提出了一种新的双极点方法来解决模板电路。我们已经在工业高性能处理器的易噪声互连上测试了所提出的方法。我们的结果显示最坏情况的误差为7.8%,平均误差为2.7%,同时允许进行非常快速的分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号