首页> 外文期刊>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on >Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks
【24h】

Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks

机译:片上分组交换网络的最坏情况时延边界分析

获取原文
获取原文并翻译 | 示例

摘要

In network-on-chip (NoC), computing worst-case delay bounds for packet delivery is crucial for designing predictable systems but yet an intractable problem. This paper presents an analysis technique to derive per-flow communication delay bound. Based on a network contention model, this technique, which is topology independent, employs network calculus to first compute the equivalent service curve for an individual flow and then calculate its packet delay bound. To exemplify this method, this paper also presents the derivation of a closed-form formula to compute a flow's delay bound under all-to-one gather communication. Experimental results demonstrate that the theoretical bounds are correct and tight.
机译:在片上网络(NoC)中​​,计算最坏情况下的数据包传递延迟范围对于设计可预测的系统至关重要,但仍然是一个棘手的问题。本文提出了一种分析技术,以得出每流通信延迟界限。基于网络竞争模型,此技术与拓扑无关,它使用网络演算来首先计算单个流的等效服务曲线,然后计算其数据包延迟范围。为了举例说明这种方法,本文还提出了一种封闭形式公式的推导,该公式用于计算在多对一聚集通信下的流的延迟范围。实验结果表明,理论界是正确和严格的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号