首页> 外文期刊>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on >Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore Instruction-Set Simulations
【24h】

Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore Instruction-Set Simulations

机译:同步功能级并行多核指令集仿真的高效方法

获取原文
获取原文并翻译 | 示例

摘要

Multicore instruction-set simulation (MCISS) has become more and more important due to tremendous increase in number of multicore designs. To boost the speed of MCISS, one of the most effective and commonly used approaches is parallel simulation. However, timing synchronization must be applied to ensure accurate simulation results of parallel MCISS, and may induce huge synchronization overhead. In this paper, we propose a highly efficient and effective parallel MCISS approach by synchronizing timing before each synchronization function (SF) call. We improve the applicability of the state-of-the-art critical-section-level simulation approach with a generic blockingonblocking send/receive model covering all types of SFs. To further reduce synchronization overhead, we also introduce optimization methods such as a hybrid scheduling technique and provide an analysis algorithm that helps the designers to choose the host platform with the best simulation performance. Experiments show that the proposed approach attains a simulation speed of up to 285 MIPS, while producing accurate timing and functional results.
机译:由于多核设计数量的极大增加,多核指令集仿真(MCISS)变得越来越重要。为了提高MCISS的速度,最有效和常用的方法之一是并行仿真。但是,必须应用定时同步来确保并行MCISS的准确仿真结果,并且可能会导致巨大的同步开销。在本文中,我们通过在每次同步功能(SF)调用之前同步时序,提出了一种高效且有效的并行MCISS方法。我们使用涵盖所有类型SF的通用阻止/非阻止发送/接收模型,提高了最新的临界区级仿真方法的适用性。为了进一步减少同步开销,我们还介绍了诸如混合调度技术之类的优化方法,并提供了一种分析算法,可帮助设计人员选择具有最佳仿真性能的主机平台。实验表明,所提出的方法可达到高达285 MIPS的仿真速度,同时产生准确的时序和功能结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号