首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Lower Bound Analysis and Perturbation of Critical Path for Area-Time Efficient Multiple Constant Multiplications
【24h】

Lower Bound Analysis and Perturbation of Critical Path for Area-Time Efficient Multiple Constant Multiplications

机译:区域时间有效多重常数乘法的临界路径的下界分析和摄动

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a precise systematic delay model is proposed for the analysis and estimation of critical path delay of multiple constant multiplication (MCM) blocks. For the first time in literature, the mathematical derivation of lower bound of critical path delay of MCM blocks is presented and necessary conditions for achieving the lower bound of critical path delay are discussed. It is shown that the lower bound of critical path delay of MCMs is significantly smaller than that achieved by existing MCM algorithms. An improved genetic algorithm-based approach, with a heuristic algorithm to generate the initial population, is proposed to search for low complexity MCM solutions with the lower bound of critical path delay. This is the first time that design algorithms with gate-level delay control is proposed. Moreover, it is shown that using the information of lower bound of critical path delay, perturbation of timing can be applied to tradeoff the lower bound critical path delay against hardware complexity. It is shown that area-time efficient design of MCM blocks can be obtained by using the proposed techniques.
机译:本文提出了一种精确的系统延迟模型,用于分析和估计多常数乘法(MCM)块的关键路径延迟。文献首次提出了MCM块关键路径延迟下限的数学推导,并讨论了实现关键路径延迟下限的必要条件。结果表明,MCM的关键路径延迟的下限明显小于现有MCM算法所实现的下限。提出了一种改进的基于遗传算法的方法,该算法采用启发式算法来生成初始种群,以寻找临界路径延迟下限较低的低复杂度MCM解决方案。这是首次提出具有门级延迟控制的设计算法。而且,示出了使用关键路径延迟的下限的信息,定时的扰动可以被​​应用来权衡下限的关键路径延迟与硬件复杂度之间的权衡。结果表明,使用所提出的技术可以获得MCM块的区域时间有效设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号