首页> 外文期刊>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems >Exploiting Shared-Memory to Steer Scalability of Fault Simulation Using Multicore Systems
【24h】

Exploiting Shared-Memory to Steer Scalability of Fault Simulation Using Multicore Systems

机译:利用共享内存控制使用多核系统的故障仿真的可扩展性

获取原文
获取原文并翻译 | 示例

摘要

Current and future multicore architectures can significantly accelerate the performance of test automation procedures depending on the underlying architecture and the scalability of their algorithms. This paper proposes a new parallel methodology targeting the fault simulation problem, for shared memory multicore systems, that maintains scalability with the increase of the number of cores. The method is based on a simple single thread process that allows focusing on the optimization of the parallelization process in different dimensions. Additionally, a number of optimizations are incorporated in the approach to control fault dropping and to avoid unnecessary work. The reported experimental results, for both random and deterministic test sets, demonstrate the scalability of the method. As the number of cores increases, the reported speed-up increases proportionally, where comparable recent methods report saturation or even reduction of the obtained speed-up.
机译:当前和未来的多核体系结构可以根据基础体系结构及其算法的可扩展性来极大地提高测试自动化过程的性能。本文针对共享内存多核系统提出了一种针对故障仿真问题的新并行方法,该方法可随着核数的增加而保持可扩展性。该方法基于简单的单线程过程,该过程允许专注于优化不同维度上的并行化过程。此外,该方法还引入了许多优化措施,以控制故障掉线并避免不必要的工作。对于随机和确定性测试集,已报告的实验结果证明了该方法的可扩展性。随着铁心数量的增加,报告的加速比也成比例增加,而类似的最新方法报道的饱和度甚至降低了获得的加速比。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号