A discrete Fourier transform using switched capacitor circuits in systolic array architecture

摘要

Basic SC building blocks are introduced and interconnection of these blocks in a systolic array architecture is shown to yield the desired DFT components. Simulation results using implementation on a workstation and SWITCAP program are reported.