首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >An improved pipelined MSB-first add-compare select unit structure for Viterbi decoders
【24h】

An improved pipelined MSB-first add-compare select unit structure for Viterbi decoders

机译:用于维特比解码器的改进的流水线式MSB优先加比较选择单元结构

获取原文
获取原文并翻译 | 示例

摘要

Convolutional codes are widely used in many communication systems due to their excellent error-control performance. High-speed Viterbi decoders for convolutional codes are of great interest for high-data-rate applications. In this paper, an improved most-significant-bit (MSB) -first bit-level pipelined add-compare select (ACS) unit structure is proposed. The ACS unit is the main bottleneck on the decoding speed of a Viterbi decoder. By balancing the settling time of different paths in the ACS unit, the length of the critical path is reduced as close as possible to the iteration bound in the ACS unit. With the proposed retimed structure, it is possible to decrease the critical path of the ACS unit by 12% to 15% compared with the conventional MSB-first structures. This reduction in critical path can reduce the level of parallelism (and area) required for a very high-speed Viterbi decoder.
机译:卷积码由于其出色的错误控制性能而被广泛用于许多通信系统中。用于卷积码的高速维特比解码器对于高数据速率应用非常感兴趣。在本文中,提出了一种改进的最高有效位(MSB)-第一位级流水线相加比较选择(ACS)单元结构。 ACS单元是维特比解码器解码速度的主要瓶颈。通过平衡ACS单元中不同路径的建立时间,可以缩短关键路径的长度,使其尽可能接近ACS单元中的迭代边界。与传统的MSB优先结构相比,采用建议的重新定时结构,可以将ACS单元的关键路径减少12%至15%。关键路径的这种减少可以减少非常高速的维特比解码器所需的并行度(和面积)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号