首页> 外文期刊>Circuits and Systems I: Regular Papers, IEEE Transactions on >A Wideband Spectrum-Sensing Processor With Adaptive Detection Threshold and Sensing Time
【24h】

A Wideband Spectrum-Sensing Processor With Adaptive Detection Threshold and Sensing Time

机译:具有自适应检测阈值和感应时间的宽带频谱感应处理器

获取原文
获取原文并翻译 | 示例

摘要

Spectrum sensing over a wide bandwidth increases the probability of finding unutilized spectrum for cognitive radios. The hardware realization of wideband sensing is challenging because strong primary users introduce large dynamic range and spectral leakage in adjacent unused bands. This paper proposes a multitap-windowed frequency power detector with adaptive threshold and sensing time to address the above challenges. The suppression of spectral leakage is achieved by multitap-windowed FFT processing, which also enables reduced sensing time. The sensing time and detection threshold are adapted according to the channel-specific spectral leakage, which results in a reliable wideband signal detection within constrained sensing time. Our simulations with a 20 dB interferer-to-noise ratio (INR) indicate a 2x improvement in detection rate compared to conventional power detectors. An order-of-magnitude improvement in sensing time is achieved in the presence of 30-dB INR interferers while maintaining a false-alarm rate of 0.1 and a detection rate of 0.9. The proposed algorithms are realized in an FPGA to demonstrate real-time operation with a latency below 10 $mu$ s. Experimental results from a radio testbed closely match the numerical simulations. An ASIC architecture for a 200-MHz bandwidth is estimated to occupy 0.98 mm$^2$ and dissipate 25 mW from a 1-V supply in a standard 65-nm CMOS technology.
机译:在较宽的带宽上进行频谱感测会增加发现认知无线电未利用频谱的可能性。宽带检测的硬件实现具有挑战性,因为强大的主要用户会在相邻的未使用频带中引入较大的动态范围和频谱泄漏。为了解决上述挑战,本文提出了一种具有自适应阈值和感应时间的多抽头频率功率检测器。频谱泄漏的抑制是通过多抽头窗口的FFT处理来实现的,这也可以缩短检测时间。感测时间和检测阈值根据特定于通道的频谱泄漏进行调整,从而在受限的感测时间内实现可靠的宽带信号检测。我们用20 dB的干扰噪声比(INR)进行的仿真表明,与传统的功率检测器相比,检测率提高了2倍。在存在30 dB INR干扰源的情况下,可以将感测时间提高一个数量级,同时将虚警率保持在0.1,检测率保持在0.9。所提出的算法在FPGA中实现,以演示延迟小于10μs的实时操作。无线电测试台的实验结果与数值模拟非常吻合。在标准的65 nm CMOS技术中,用于200 MHz带宽的ASIC架构估计占据0.98 mm 2的美元,并从1 V电源消耗25 mW的功率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号