机译:多型预测性SAR ADC中元素中元素不匹配的数字校准
Univ Zanjan Elect Engn Dept Zanjan 4537138791 Iran;
Univ Zanjan Elect Engn Dept Zanjan 4537138791 Iran;
Amirkabir Univ Technol Dept Elect Engn Integrated Circuits Design Lab Tehran Polytech Tehran 15914 Iran;
Univ British Columbia Dept Elect & Comp Engn Vancouver BC V6T 1Z4 Canada;
Signal resolution; Calibration; Capacitors; Prediction algorithms; Correlation; Finite impulse response filters; Registers; Analog-to-digital conversion (ADC); successive approximation register (SAR) ADCs; adaptive systems; prediction; multirate systems; charge redistribution digital-to-analog conversion (CR-DAC); elements mismatch;
机译:流水线ADC中DAC单元元素不匹配的数字校准
机译:1.6-GS / S 12.2-MW七/八路分频时间交错的SAR ADC,实现54.2 dB SNDR,数字背景时序不匹配校准
机译:SAR ADC电容器不匹配的数字前景校准
机译:具有冗余的Split-CDAC SAR ADC中电容器失配和比较失调的数字校准
机译:具有快速FPGA仿真功能的SAR ADC的后台数字校准。
机译:具有双极性数字校准的13位噪声整形SAR-ADC
机译:74 dB动态范围625-KHz带宽二阶噪声整形SAR ADC利用温度补偿的动态放大器和数字不匹配校准