首页> 外文期刊>IEEE transactions on circuits and systems . I , Regular papers >A 25–35 GHz Neutralized Continuous Class-F CMOS Power Amplifier for 5G Mobile Communications Achieving 26% Modulation PAE at 1.5 Gb/s and 46.4% Peak PAE
【24h】

A 25–35 GHz Neutralized Continuous Class-F CMOS Power Amplifier for 5G Mobile Communications Achieving 26% Modulation PAE at 1.5 Gb/s and 46.4% Peak PAE

机译:用于5G移动通信的25–35 GHz中和的连续F类CMOS功率放大器,在1.5 Gb / s时达到26%的调制PAE,峰值PAE达到46.4%

获取原文
获取原文并翻译 | 示例
       

摘要

This paper presents a high-efficiency neutralized continuous class-F (CCF) CMOS power amplifier (PA) design technique for millimeter-wave (mmW) 5G mobile communications. A parasitic-aware tuned-load with a high-order harmonic-resonance network is proposed to shape the current and voltage waveforms for the CCF PA. At mmW frequencies, the gate- drain capacitance (C-gd) creates adverse capacitive loading on harmonic-tuned output load networks. As a result, a CCF PA suffers from compromised power efficiency. To address this, we integrate a transformer with a tunable coupling coefficient between gate-drain of the power-device. This proposed technique allows accurate neutralization of C-gd, reducing detrimental loading effect on harmonic-tuned load while enhancing power efficiency and stability. We fabricated a CCF PA in 65-nm CMOS technology achieving >40% power-added efficiency (PAE) over 33.3% fractional bandwidth (25-35 GHz) and 46.4% peak PAE at 29 GHz. The measured peak saturated output power (P-o,(sat)) is 14.8 dBm at 30 GHz. The PA is tested with 64-quadratureamplitude-modulated signal at a data rate of 1.5 Gb/s. Under this test setup, the PA achieves modulated PAE of 26%/24%/21.4% and average output power (P-o,P-avg) of 9.2/8.8/8.6 dBm at 28, 32, and 34 GHz, respectively, while maintaining better than -25 dB of error vector magnitude and -27 dBc of adjacent channel leakage ratio. To the authors' knowledge, this design presents one of the highest reported PAEs among mmW CMOS PAs.
机译:本文提出了一种用于毫米波(mmW)5G移动通信的高效中和连续F类(CCF)CMOS功率放大器(PA)设计技术。提出了一种具有高阶谐波谐振网络的寄生感知调谐负载,以塑造CCF PA的电流和电压波形。在毫米波频率下,栅极漏极电容(C-gd)在谐波调谐的输出负载网络上产生不利的电容负载。结果,CCF PA的功率效率受损。为了解决这个问题,我们在功率器件的栅极-漏极之间集成了具有可调耦合系数的变压器。这项拟议的技术可以准确地中和C-gd,减少对谐波调谐负载的有害负载影响,同时提高功率效率和稳定性。我们在65nm CMOS技术中制造了CCF PA,在33.3%的分频带宽(25-35 GHz)和29 GHz的峰值PAE达到46.4%的情况下,实现了> 40%的功率附加效率(PAE)。在30 GHz处测得的峰值饱和输出功率(P-o,(sat))为14.8 dBm。用64正交幅度调制信号以1.5 Gb / s的数据速率对PA进行了测试。在此测试设置下,PA在28、32和34 GHz时分别达到26%/ 24%/ 21.4%的调制PAE和9.2 / 8.8 / 8.6 dBm的平均输出功率(Po,P-avg),同时保持优于误差向量幅度的-25 dB和相邻通道泄漏比的-27 dBc。据作者所知,该设计是毫米波CMOS PA中报告的最高PAE之一。

著录项

相似文献

  • 外文文献
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号