首页> 外文期刊>IEE proceedings. Part G, Circuits, devices and systems >Self-testing of cores-based embedded systems with built-in hardware
【24h】

Self-testing of cores-based embedded systems with built-in hardware

机译:具有内置硬件的基于内核的嵌入式系统的自检

获取原文
获取原文并翻译 | 示例
           

摘要

One obvious way to significantly improve the testability of evolving embedded cores-based system-on-a-chip (SoC) and save testing time is to use built-in self-testing (BIST), where the basic idea is to have the chip test itself. This technique generates test patterns and evaluates test responses inside the chip system. The technique has been widely used in commercial VLSI products with appreciable success. The general methodology of BIST in the particular context of today's cores-based SoC technology is presented.
机译:显着提高演进的基于嵌入式内核的片上系统(SoC)的可测试性并节省测试时间的一种明显方法是使用内置的自测试(BIST),其基本思想是拥有芯片测试自己。该技术生成测试模式并评估芯片系统内部的测试响应。该技术已广泛用于商业VLSI产品中,并取得了显著成功。介绍了在当今基于内核的SoC技术的特定环境下BIST的一般方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号