首页>
外国专利>
Built-in self-testing for embedded memory
Built-in self-testing for embedded memory
展开▼
机译:嵌入式内存的内置自检
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit having a central built-in self-test unit (BIST) that uses internal scan chains for testing embedded memory modules. The embedded memory modules receive address and data signals from a set of input flip-flops configured to form a scan chain. The BIST is coupled to an input scan chain and includes a pattern generator to shift a test pattern into the input scan chain for testing the embedded memory modules. Output flip-flops capture data from the embedded memory modules are also configured as a scan chain. The BIST includes address control logic to bypass the normal addressing logic of the embedded memory module when the BIST operates is operating in a memory test mode.
展开▼