...
首页> 外文期刊>IEEE Transactions on Circuits and Systems. II >On the application of symbolic techniques to the multiple fault location in low testability analog circuits
【24h】

On the application of symbolic techniques to the multiple fault location in low testability analog circuits

机译:论符号技术在低可测性模拟电路中的多故障定位中的应用

获取原文
获取原文并翻译 | 示例
           

摘要

A new approach for the multiple fault location in linear analog circuits is proposed. It presents the characteristic of using classical numerical procedures together with symbolic analysis techniques, which is particularly useful in the parametric fault diagnosis field. The proposed approach is based on the k-fault hypothesis and is provided with efficient algorithms for fault location also in the case of low testability circuits. The developed algorithms have been used for realizing a software package prototype which implements a fully automated system for the fault location in linear analog circuits of moderate size.
机译:提出了一种线性模拟电路中多故障定位的新方法。它展示了使用经典数值程序和符号分析技术的特点,这在参数故障诊断领域特别有用。所提出的方法基于k故障假设,并且在低可测性电路的情况下,也提供了用于故障定位的有效算法。已开发的算法已用于实现软件包原型,该原型实现了用于中型线性模拟电路中故障定位的全自动系统。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号