...
首页> 外文期刊>Electronics Letters >Design of high speed high SNR bit-stream adder based on :3;94;modulation
【24h】

Design of high speed high SNR bit-stream adder based on :3;94;modulation

机译:基于:3; 94;调制的高速高SNR比特流加法器设计

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

A bit-stream adder circuit based on sigma delta (:3;94;) modulation is proposed and designed in the TSMC 0.18 ;C;m CMOS process. The operating frequency and signal-to-noise ratio (SNR) performance were verified through simulation in Hspice and Matlab. The simulation results show that the proposed circuit can work at a frequency of higher than 10 GHz. Compared with conventional bit-stream adder circuits, the proposed circuit can achieve much better SNR performance or the same SNR performance with several times higher operating frequency and about 20% hardware saving.
机译:提出了一种基于sigma delta(:3; 94;)调制的比特流加法器电路,并在TSMC 0.18; C; m CMOS工艺中进行了设计。通过在Hspice和Matlab中进行仿真,验证了工作频率和信噪​​比(SNR)性能。仿真结果表明,该电路可以在高于10 GHz的频率下工作。与传统的比特流加法器电路相比,该电路可实现更好的SNR性能或相同的SNR性能,且工作频率高出几倍,并且节省了约20%的硬件。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号