Design of a multilayer five-input majority gate and adder/subtractor circuits in NML computing

摘要

Implementation of a five-input majority gate, full adder, and full subtractor using multiple layers in nanomagnetic logic is proposed. Correct functionality of the designs was verified through the use of a special purpose Verilog library.