Optimization of n- and p-type TFETs Integrated on the Same ${rm InAs}/{rm Al}_{x}{rm Ga}_{1-x}{rm Sb}$ Technology Platform

摘要

Design of a suitable technology platform is carried out in this paper for co-integration of simultaneously optimized n- and p-type tunnel field-effect transistors (TFETs). ${rm InAs}/{rm Al}_{x}{rm Ga}_{1-x}{rm Sb}$ heterostructures are considered, and a 3-D full-quantum simulation approach is adopted to investigate the combined effect of Al mole fraction $x$ and transverse quantization on band lineups at the heterojunction. Design optimization leads to a TFET pair with similar dimensions and feasible aspect ratios realized on the same ${rm InAs}/{rm Al}_{0.05}{rm Ga}_{0.95}{rm Sb}$ platform. These devices exhibit average subthreshold slopes below 60 mV/dec and relatively high ON-currents of 270 (n-TFET) and 120 $mu{rm A}/mu{rm m}$ (p-TFET) at a low-supply voltage $V_{rm{DD}}=0.4~{rm V}$. Combined ON- and OFF-state performance of the proposed technology platform is expected to be compatible with low operating power applications, while potential candidates for low standby power scenarios are obtained by reducing TFET cross sections from 10 to 7 nm.