Analyzing systems that always fail is not difficult. The more difficult challenge is to debug systems such as a clock that intermittently outputs an incorrect duty cycle or a rise time that occasionally fails specifications. Adding to the challenge are complex high-speed serial buses that use CDR (clock-data-recovery) techniques for data transmission or specialized 8b/10b encoding schemes. A further level of complexity is the trend toward multilane serial configurations.As waveforms become more complex, the basic edge trigger has become too limited as the sole means of initiating an acquisition. Edge triggering simply doesn't give the oscilloscope enough useful information about when to start capturing a waveform, making it difficult to find infrequent errors. Fortunately, trigger capabilities have evolved to keep pace with the increase in signal complexity.
展开▼
