Power Comparison of CMOS and Adiabatic Full Adder Circuits

Y. Sunil Gavaskar Reddy; V.V.G.S.Rajendra Prasad

首页> 外文期刊>International Journal of VLSI Design & Communication Systems >Power Comparison of CMOS and Adiabatic Full Adder Circuits

【24h】

Power Comparison of CMOS and Adiabatic Full Adder Circuits

机译：CMOS和绝热全加器电路的功率比较

获取原文

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Full adders are important components in applications such as digital signal processors (DSP) architectures and microprocessors. Apart from the basic addition adders also used in performing useful operations such as subtraction, multiplication, division, a

机译：全加法器是数字信号处理器（DSP）架构和微处理器等应用中的重要组件。除了基本加法器外，还用于执行有用的运算，例如减法，乘法，除法，

著录项

来源
《International Journal of VLSI Design & Communication Systems》 |2011年第3期|共页
作者
Y. Sunil Gavaskar Reddy; V.V.G.S.Rajendra Prasad;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种
中图分类计算技术、计算机技术;
关键词

相似文献

外文文献
中文文献
专利

1. Carry Propagation Free Adder/Subtracter Using Adiabatic Dynamic CMOS Logic Circuit Technology [J] . Yasuhiro TAKAHASHI, Kei-ichi KONTA, Kazukiyo TAKAHASHI, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences . 2003,第6期

机译：使用绝热动态CMOS逻辑电路技术进行无传播加法器/减法器
2. Low-power interface circuits between adiabatic and standard CMOS circuits [J] . Jianping Hu, Dong Zhou, Ling Wang, Analog Integrated Circuits and Signal Processing . 2009,第1a2期

机译：绝热和标准CMOS电路之间的低功耗接口电路
3. Low-power interface circuits between adiabatic and standard CMOS circuits [J] . Jianping Hu, Dong Zhou, Ling Wang, Analog Integrated Circuits and Signal Processing . 2009,第1a2期

机译：绝热和标准CMOS电路之间的低功率接口电路
4. Approximate Adder Circuits Using Clocked CMOS Adiabatic Logic (CCAL) for IoT Applications [C] . Cole Terrell, Himanshu Thapliyal IEEE International Conference on Consumer Electronics . 2020

机译：IoT应用中使用时钟CMOS绝热逻辑（CCAL）的近似加法器电路
5. An exploration of ultra-low power arithmetic supply and threshold scaling in CMOS adders. [D] . Depew, Matthew. 2010

机译：探索CMOS加法器中的超低功耗算术电源和阈值缩放。
6. Characteristic Fluctuations of Dynamic Power Delay Induced by Random Nanosized Titanium Nitride Grains and the Aspect Ratio Effect of Gate-All-Around Nanowire CMOS Devices and Circuits [O] . Yiming Li, Chieh-Yang Chen, Min-Hui Chuang, 2019

机译：随机纳米氮化钛晶粒引起的动态功率延迟的特性波动以及全能门纳米线CMOS器件和电路的纵横比效应
7. POWER COMPARISON OF CMOS AND ADIABATIC FULL ADDER CIRCUITS [O] . Y. Sunil Gavaskar Reddy, V.V.G.S.Rajendra Prasad 2011

机译：CmOs与绝极全馈电路的功率比较

Power Comparison of CMOS and Adiabatic Full Adder Circuits

摘要

著录项

相似文献

相关主题

期刊订阅