Design and Implementation of Complex Floating Point Processor Using FPGA

Murali Krishna Pavuluri; T.S.R. Krishna Prasad; Ch.Rambabu

首页> 外文期刊>International Journal of VLSI Design & Communication Systems >Design and Implementation of Complex Floating Point Processor Using FPGA

【24h】

Design and Implementation of Complex Floating Point Processor Using FPGA

机译：基于FPGA的复杂浮点处理器的设计与实现

获取原文

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

This paper presents complete processor hardware with three arithmetic units. The first arithmetic unit can perform 32-bit integer arithmetic operations. The second unit can perform arithmetic operations such as addition, subtraction, multiplication, divis

机译：本文介绍了具有三个算术单元的完整处理器硬件。第一算术单元可以执行32位整数算术运算。第二单元可执行算术运算，例如加，减，乘，除

著录项

来源
《International Journal of VLSI Design & Communication Systems》 |2013年第5期|共页
作者
Murali Krishna Pavuluri; T.S.R. Krishna Prasad; Ch.Rambabu;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种
中图分类计算技术、计算机技术;
关键词

相似文献

外文文献
中文文献
专利

1. Efficient implementation of space-time adaptive processing for adaptive weights calculation based on floating point FPGAs [J] . Hasanikhah Narjes, Amin-Nejad Siavash, Darvish Ghafar, Journal of supercomputing . 2018,第7期

机译：基于浮点FPGA的空时自适应处理自适应权重计算的高效实现
2. A Pipelined FFT Processor Using an Optimal Hybrid Rotation Scheme for Complex Multiplication: Design, FPGA Implementation and Analysis [J] . Hung Ngoc Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, Electronics . 2018,第8期

机译：使用最优混合旋转方案进行复杂乘法的流水线FFT处理器：设计，FPGA实现和分析
3. A Pipelined FFT Processor Using an Optimal Hybrid Rotation Scheme for Complex Multiplication: Design, FPGA Implementation and Analysis [J] . Hung Ngoc Nguyen, Sheraz Ali Khan, Cheol-Hong Kim, Electronics . 2018,第8期

机译：使用最优混合旋转方案进行复杂乘法的流水线FFT处理器：设计，FPGA实现和分析
4. Design and Implementation of FPGA Based 32 Bit Floating Point Processor for DSP Application [C] . Anand Burud, Pradip Bhaskar International Conference on Computing Communication Control and Automation . 2018

机译：基于FPGA的32位浮点处理器的设计与实现DSP应用
5. Design and implementation of a floating point multiplier using Altera's design environment and FPGAs [D] . Fox, Rafael. 1996

机译：使用Altera的设计环境和FPGA设计和实现浮点乘法器
6. A Model-Based Design Floating-Point Accumulator. Case of Study: FPGA Implementation of a Support Vector Machine Kernel Function [O] . Marco Bassoli, Valentina Bianchi, Ilaria De Munari 2020

机译：基于模型的设计浮点累加器。研究案例：支持向量机内核功能的FPGA实现
7. Design and Implementation of Complex Floating Point Processor Using FPGA [O] . Murali Krishna Pavuluri, Krishna Prasad T.S.R, Rambabu ch 2013

机译：使用FPGA的复杂浮点处理器的设计与实现

Design and Implementation of Complex Floating Point Processor Using FPGA

摘要

著录项

相似文献

相关主题

期刊订阅