A New Partial Product Reduction Algorithm using Modified Counter and Optimized Hybrid Network

摘要

In this paper, a new multiplier is presented which uses modified fourteen transistor adder and optimized hybrid counter for partial product reduction step. Conventional adder is modified to improve Wallace tree functionality. Reducing critical path in cou