A Reconfigurable Low Power FPGA Design with Autonomous Power Gating and LEDR Encoding

摘要

In this project, design of an asynchronous FPGA blocks is implemented with power optimization techniques. Concentrated on STANDBY and DYNAMIC power consumptions are presented and studied on various gating techniques. Standbypower is reduced byusing autono