首页> 外文期刊>IEICE Electronics Express >Simulation study on scaling limit of silicon tunneling field-effect transistor under tunneling-predominance
【24h】

Simulation study on scaling limit of silicon tunneling field-effect transistor under tunneling-predominance

机译:隧穿优势下硅隧穿场效应晶体管比例极限的仿真研究

获取原文
       

摘要

References(7) Cited-By(1) In this work, a strategic methodology to determine the channel length limit for the predominance of tunneling mechanism in the operation of a tunneling field-effect transistor (TFET) is suggested and validated for silicon (Si) nanowire TFET device. For quantitative analyses that can be graphitized as a function of channel length, a set of evaluating functions were defined and properly applied. Based on the suggested methodology, the upper limit for keeping the Si TFET under the tunneling-predominant operation turned out to be approximately 65nm in a nanowire structure.
机译:参考文献(7)被引用(1)在这项工作中,提出了一种战略方法学,用于确定隧穿场效应晶体管(TFET)工作中的隧穿机制优势的沟道长度限制,并针对硅(Si )纳米线TFET器件。对于可以根据通道长度进行石墨化的定量分析,定义并正确应用了一组评估函数。根据建议的方法,在纳米线结构中,将Si TFET保持在以隧道为主的工作状态的上限约为65nm。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号