New High-Performance Full Adders Using an Alternative Logic Structure

摘要

This paper presents two new high-speed low-power 1-bit full-adder cells using an alternative logic structure, and the logic styles DPL and SR-CPL. The adders...