UVM-SystemC-AMS Framework for System-Level Verification and Validation of Automotive Use Cases

摘要

Current trend is to increase the overall use of electronic systems in daily life. Exemplarily, the complexity of automotive electronic control unit (ECU) systems is rising due to the number of components involved and the tighter interactions between these heterogeneous components (analog, digital hardware, or software), resulting in a more and more challenging verification. In this paper, we show that the universal verification methodology (UVM), initially developed for digital systems, can successfully be extended to analog and mixed signal systems. We introduce the UVM-SystemC-AMS framework for functional verification based on SystemC and its AMS extension SystemC-AMS. Using two automotive case studies, we demonstrate the flexibility of our approach both for simulation-based verification and lab-based validation using a hardware-in-the-loop (HIL) system.