Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache

摘要

Memory wall is a critical issue for many today’s electronic systems. Tiered latency DRAM with asymmetric bit lines was proposed to optimize the power and latency. This paper proposes a controller architecture for the tiered latency DRAM in which the small array is operated like a cache. —Jin-Fu Li, National Central University