首页> 外文期刊>Control Engineering Practice >Experimental investigations on Ant Colony Optimized PI control algorithm for Shunt Active Power Filter to improve Power Quality
【24h】

Experimental investigations on Ant Colony Optimized PI control algorithm for Shunt Active Power Filter to improve Power Quality

机译:蚁群优化PI控制算法的并联有源电力滤波器提高电能质量的实验研究。

获取原文
获取原文并翻译 | 示例
       

摘要

Active Power Filters (APFs) have become a potential option in mitigating the harmonics and reactive power compensation in single-phase and three-phase AC power networks with Non-Linear Loads (NLLs). Conventionally, the assessment of gain values for Proportional plus Integral (PI) controllers used in APF employs model based controllers. The gain values obtained using traditional method may not give better results under various operating conditions. This paper presents Ant Colony Optimization (ACO) technique to optimize the gain values of PI controller used in Shunt Active Power Filter (SAPF) to improve its dynamic performance. The minimization of Integral Square Error (ISE), Integral Time Square Error (FTSE), Integral Absolute Error (IAE) and Integral Time Absolute Error (ITAE) are considered as cost functions for the proposed system. The proposed SAPF is modeled and simulated using MATLAB software with Simulink and SimPowerSystem Blockset Toolboxes. The simulation results of the SAPF using the proposed methodology demonstrates improved settling time (T_S) with ISE as cost function. For instance, the T_S for ISE 4.781 is found to be 28.5 ms. Finally, hardware implementation of the proposed SAPF system is done using Xilinx XCS500E Spartan 3E FPGA board.
机译:有源电力滤波器(APF)已成为缓解具有非线性负载(NLL)的单相和三相AC电力网络中的谐波和无功补偿的潜在选择。常规上,APF中使用的比例加积分(PI)控制器的增益值评估采用基于模型的控制器。使用传统方法获得的增益值在各种操作条件下可能无法提供更好的结果。本文提出了蚁群优化(ACO)技术来优化并联有源电力滤波器(SAPF)中使用的PI控制器的增益值,以改善其动态性能。积分平方误差(ISE),积分时间平方误差(FTSE),积分绝对误差(IAE)和积分时间绝对误差(ITAE)的最小化被认为是所提出系统的成本函数。拟议的SAPF使用带有Simulink和SimPowerSystem Blockset Toolboxes的MATLAB软件进行建模和仿真。使用所提出的方法对SAPF进行的仿真结果证明,以ISE作为成本函数,可以缩短建立时间(T_S)。例如,发现ISE 4.781的T_S为28.5毫秒。最后,使用Xilinx XCS500E Spartan 3E FPGA板完成了拟议的SAPF系统的硬件实现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号