首页> 外文期刊>CONCURRENCY PRACTICE & EXPERIENCE >A three step blind approach for improving high performance computing systems’ energy performance
【24h】

A three step blind approach for improving high performance computing systems’ energy performance

机译:改善高性能计算系统能源性能的三步盲法

获取原文
获取原文并翻译 | 示例

摘要

Nowadays, there is no doubt that energy consumption has become a limiting factor in the design and operationrnof high performance computing (HPC) systems. This is evidenced by the rise of efforts both fromrnthe academia and the industry to reduce the energy consumption of those systems. Unlike hardware solutions,rnsoftware initiatives targeting HPC systems’ energy consumption reduction despite their effectivenessrnare often limited for reasons including (1) the program specific nature of the solution proposed; (2) thernneed of deep understanding of the application task at hand; and (3) proposed solutions are often difficultrnto use by novices and/or are designed for single task environments. This paper proposes a three step blindrnsystem-wide, application independent, fine-grain, and easy to use (user friendly) methodology for improvingrnenergy performance of HPC systems. The methodology typically breaks into phase detection, phase characterization,rnand phase identification and system reconfiguration. And it is blind in the sense that it doesrnnot require any knowledge from users. It relies upon reconfigurable capabilities offered by the majority ofrnHPC subsystems—including the processor, storage, memory, and communication subsystems—to reducernthe overall energy consumption of the system (excluding network equipments) at runtime. We also presentrnan implementation of our methodology through which we demonstrate its effectiveness via static analysesrnand experiments using benchmarks representative of HPC workloads. The memory becoming one ofrnthe most power hungry HPC system this paper also introduces and investigates the relevance of a potentialrnpower saving scheme which we refer to as memory size scaling. It is destined to scale the memory size forrnsaving energy in a CPU frequency scaling like fashion.
机译:如今,毫无疑问,能耗已成为高性能计算(HPC)系统的设计和运行中的限制因素。学术界和工业界为减少这些系统的能耗而进行的努力正在增加,这证明了这一点。与硬件解决方案不同,尽管针对HPC系统降低了能耗,但针对HPC系统的能耗降低的软件计划通常由于以下原因而受到限制:(1)建议解决方案的程序特定性质; (2)需要深入了解即将到来的申请任务; (3)提出的解决方案通常很难被新手使用和/或设计用于单任务环境。本文提出了三步全系统盲法,独立于应用程序,细粒度且易于使用(用户友好)的方法,以改善HPC系统的能源性能。该方法通常分为相位检测,相位表征,相位和相位识别以及系统重新配置。从某种意义上来说,它是盲目的,它不需要用户提供任何知识。它依靠大多数HPC子系统(包括处理器,存储,内存和通信子系统)提供的可重新配置功能,以减少运行时系统的整体能耗(不包括网络设备)。我们还介绍了方法的实施,通过该方法我们通过使用代表HPC工作负载的基准的静态分析和实验来证明其有效性。内存成为最耗电的HPC系统之一,本文还介绍并研究了一种潜在的省电方案的相关性,我们将其称为内存大小缩放。它注定要像在CPU频率缩放中那样缩放内存大小以节省能源。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号