首页> 外文期刊>Concurrency and computation: practice and experience >Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes
【24h】

Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes

机译:准循环低密度奇偶校验码的基于有效图形处理单元的分层解码器

获取原文
获取原文并翻译 | 示例

摘要

Because layered low-density parity-check (LDPC) decoding algorithm was proposed, one can exploit therndiversity gain to achieve performance comparable to the traditional two-phase message passing (TPMP)rndecoding but with about twice faster decoding convergence compared to TPMP. In order to reduce therndecoding time of layered LDPC decoder, a graphics processing unit (GPU) is exploited as the modemrnprocessor so that the decoding procedure can be processed in parallel using numerous threads in the GPU.rnIn this paper, we present the parallel algorithms and efficient implementations on the GPU for two differentrnlayered message passing schemes, the row-layered and column-layered decoding. In the experiments, thernquasicyclic LDPC codes for WiFi (802.11n) and WiMAX (802.16e) are decoded by the proposed layeredrnLDPC decoders. The experimental results show that our decoder has good bit error ratio (BER) performancerncomparable to TPMP decoder. The peak throughput is 712 Mbps, which is about two orders ofrnmagnitude faster than that of CPU implementation and comparable to the dedicated hardware solutions.rnCompared to the existing fastest GPU-based implementation, the presented decoder can achieve a performancernimprovement of 2.3 times.
机译:由于提出了分层低密度奇偶校验(LDPC)解码算法,因此可以利用多样性增益实现与传统两阶段消息传递(TPMP)rn解码相当的性能,但解​​码收敛速度比TPMP快两倍。为了减少分层LDPC解码器的解码时间,利用图形处理单元(GPU)作为调制解调器处理器,以便可以使用GPU中的多个线程并行处理解码过程。在本文中,我们介绍了并行算法和两种不同的多层消息传递方案(行层解码和列层解码)在GPU上的高效实现。在实验中,WiFi(802.11n)和WiMAX(802.16e)的准循环LDPC码由提出的分层LDPC解码器解码。实验结果表明,我们的解码器具有与TPMP解码器相比良好的误码率(BER)性能。峰值吞吐量为712 Mbps,比CPU实施快约两个数量级,可与专用硬件解决方案相提并论。与现有的基于GPU的最快实施相比,本解码器的性能可提高2.3倍。

著录项

  • 来源
  • 作者单位

    National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China;

    National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China;

    National Laboratory for Parallel and Distributed Processing, National University of Defense Technology, Changsha, China;

    Wuhan Military Delegate Bureau, General Armament Ministry, Wuhan, China;

    South-Central Institute of Computer Science, Wuhan, China;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    LDPC; SDR; CUDA; GPU;

    机译:LDPC;特别提款权;CUDA;显卡;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号