首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression
【24h】

Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression

机译:使用NII度量压缩的减少内存的Turbo解码架构

获取原文
获取原文并翻译 | 示例

摘要

This brief proposes a new compression technique of next-iteration initialization metrics for relaxing the storage demands of turbo decoders. The proposed scheme stores only the range of state metrics as well as two indexes of the maximum and minimum values, while the previous compression methods have to store all of the state metrics for initializing the following iteration. We also present a hardware-friendly recovery strategy, which can be implemented by simple multiplexing networks. Compared to the previous work, as a result, the proposed compression method reduces the required storage bits by 30% while providing the acceptable error-correcting performance in practice.
机译:本摘要提出了一种新的下一迭代初始化指标的压缩技术,以缓解Turbo解码器的存储需求。所提出的方案仅存储状态度量的范围以及最大值和最小值的两个索引,而先前的压缩方法必须存储所有状态度量以初始化后续迭代。我们还提出了一种硬件友好的恢复策略,可以通过简单的多路复用网络来实现。结果,与先前的工作相比,所提出的压缩方法将所需的存储位减少了30%,同时在实践中提供了可接受的纠错性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号