首页> 外文期刊>Circuits and Systems II: Express Briefs, IEEE Transactions on >An Iteration-Based Variable Step-Size Algorithm for Joint Explicit Adaptation of Time Delay
【24h】

An Iteration-Based Variable Step-Size Algorithm for Joint Explicit Adaptation of Time Delay

机译:基于迭代的时延联合显式自适应变步长算法

获取原文
获取原文并翻译 | 示例
       

摘要

By using an adaptive technique similar to the joint explicit time delay estimator, a novel variable step-size algorithm is derived. This algorithm employs the iteration time to control the step-size update and its respective performance analysis is also given. It is also proved that the proposed algorithm efficiently improves the convergence speed and the delay variance with only increasing a little computational cost compared to the conventional adaptive time delay estimation algorithm.
机译:通过使用类似于联合显式时间延迟估计器的自适应技术,得出了一种新颖的可变步长算法。该算法利用迭代时间来控制步长的更新,并给出了其各自的性能分析。与传统的自适应时延估计算法相比,该算法能有效提高收敛速度和时延方差,而计算量却有所增加。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号