A General Solution for the Shortest Acquisition Time in Type-II Phase-Lock Loops

摘要

A general solution to the synthesis of an optimum control that minimizes the acquisition time in type-II phase-lock loops is presented. The result is applied to a loop with a sinusoidal phase detector and to a loop with a multilinear phase detector.