首页> 外文期刊>ACM Computing Surveys >A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
【24h】

A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems

机译:多核实时系统时序验证技术调查

获取原文
获取原文并翻译 | 示例

摘要

This survey provides an overview of the scientific literature on timing verification techniques for multi-core real-time systems. It reviews the key results in the field from its origins around 2006 to the latest research published up to the end of 2018. The survey highlights the key issues involved in providing guarantees of timing correctness for multi-core systems. A detailed review is provided covering four main categories: full integration, temporal isolation, integrating interference effects into schedulability analysis, and mapping and allocation. The survey concludes with a discussion of the advantages and disadvantages of these different approaches, identifying open issues, key challenges, and possible directions for future research.
机译:本次调查概述了对多核实时系统时序验证技术的科学文献。它审查了2006年左右到2018年底最近研究的领域的关键结果。该调查突出了为多核系统提供时间正确性的保证所涉及的关键问题。提供详细审查涵盖四个主要类别:完全集成,时间隔离,将干扰效应集成到调度分析以及映射和分配。该调查结束了讨论了这些不同方法的优缺点,确定了开放问题,关键挑战以及未来研究的可能指示。

著录项

  • 来源
    《ACM Computing Surveys》 |2020年第3期|56.1-56.38|共38页
  • 作者单位

    Univ Grenoble Alpes CNRS Grenoble INP VERIMAG Grenoble France|Verimag 700 Ave Cent Batiment IMAG F-38402 St Martin Dheres France;

    Univ Grenoble Alpes CNRS Grenoble INP VERIMAG Grenoble France|Verimag 700 Ave Cent Batiment IMAG F-38402 St Martin Dheres France;

    Univ Libre Bruxelles PARTS Res Ctr Brussels Belgium|Univ Libre Bruxelles CP 212 50 Ave FD Roosevelt B-1050 Brussels Belgium;

    Univ Libre Bruxelles PARTS Res Ctr Brussels Belgium|Univ Libre Bruxelles CP 212 50 Ave FD Roosevelt B-1050 Brussels Belgium;

    Univ Amsterdam Amsterdam Netherlands|Informat Inst Postbus 94323 NL-1090 GH Amsterdam Netherlands;

    Univ York Dept Comp Sci Deramore Lane York N Yorkshire England;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Real-time systems; architecture; multi-core; timing analysis; WCET; co-runner interference; schedulability analysis;

    机译:实时系统;架构;多核;时序分析;WCET;共跑器干扰;调度分析;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号