首页> 中文期刊> 《系统科学与复杂性:英文版》 >A Disturbance Rejection Control Approach for Clock Synchronization in IEEE 1588 Networks

A Disturbance Rejection Control Approach for Clock Synchronization in IEEE 1588 Networks

         

摘要

This paper is concerned with the clock synchronization problem for IEEE 1588 networks.First,the synchronization error is described as a bounded disturbance,and a linear extended state observer (LESO) is designed to estimate the lumped disturbance induced by the oscillator frequency drift and timestarnps quantization errors.Then,the lumped disturbance is compensated by the proposed controller.The proposed approach has the advantage that it's able to deal with non-Gaussian disturbance induced by accumulated quantization errors.Simulations are provided to validate the effectiveness and superiority of the proposed approach.

著录项

  • 来源
    《系统科学与复杂性:英文版》 |2018年第6期|1437-1448|共12页
  • 作者

    ZHANG Junhao; ZHANG Wenan;

  • 作者单位

    College of Information Engineering;

    Zhejiang University of Technology;

    Hangzhou 310023;

    China;

    College of Information Engineering;

    Zhejiang University of Technology;

    Hangzhou 310023;

    China;

    Zhejiang Provincial United Key Laboratory of Embedded Systems;

    Hangzhou 310023;

    China;

  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号