首页> 中文期刊>计算机与数字工程 >基于DSP Builder的5/3提升小波变换的FPGA实现

基于DSP Builder的5/3提升小波变换的FPGA实现

     

摘要

Methods of hardware design based on FPGA(field programmable gate array) become more and more popular witch make the Quartus design software widely used. However, at the algorithm level it can not be as intuitive as the MATLAB in signal modeling, while MATLAB has the birth defects of difficult hardware solution. The software DSP Builder combines the advantages of the above 2 well, provides an effective method for joint design. Give an design example of 5/3 lifting wavelet transform, to explain the method and verify its feasibility.%基于FPGA(现场可编程门阵列)的硬件设计方法越来越流行,QuartusⅡ设计软件也随之广泛使用,然而其本身的局限性导致它在算法级无法像MATLAB那样直观地搭建信号模型,同时MATLAB的也有不能实现硬件电路的先天缺陷,DSPBuilder很好的结合了上述2款软件的优势,提供了一种联合设计的有效方法.以5/3提升小波的硬件实现为例,对该方法进行解释并验证其可行性.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号