首页> 外文学位 >Grounded coplanar waveguide defected ground structure enabled mulitlayered passive circuits.
【24h】

Grounded coplanar waveguide defected ground structure enabled mulitlayered passive circuits.

机译:接地共面波导缺陷接地结构使多层无源电路成为可能。

获取原文
获取原文并翻译 | 示例

摘要

Passive circuits are essential to microwave and millimeter-wave (mm-wave) frequency design, especially as new commercial applications emerge for complementary metal-oxide semiconductor (CMOS) integrated circuits. However, it is challenging to design distributed passive circuits for CMOS due to the substrate loss and thin dielectric layers of the back-end-of-line (BEOL). Furthermore, distributed passive circuits need to be adapted for compactness and integration while overcoming these challenges and maintaining high performance. Grounded coplanar waveguide defected ground structures meet this need for compact and integrable passive circuits by utilizing the top and bottom ground planes of the transmission line to implement circuit elements. Defected ground structures (DGS) are distributed elements realized by etching specific patterns into the ground planes of transmission lines. These structures can be used in conjunction with the center conductor of planar transmission lines to reduce circuit size and/or improve performance. By implementing DGS in grounded coplanar waveguide (GCPW) multiple resonances and higher impedances can be achieved.;The resonant-based GCPW DGS are more compact than their microstrip and CPW counterparts and fit well into the vertical technology of back-end-of-line CMOS. This research demonstrates up to 80% size reduction at 5.8GHz by realizing spiral-shaped DGS in GCPW and applying the resulting GCPW DGS unit cell to a dual-behavior band-pass filter. The filter has been scaled to 60GHz and realized in a 130nm CMOS process by using floating metal strips to reduce the impact of the lossy silicon substrate. The impedance-based GCPW DGS, called EG-GCPW, have up to a 20:1 impedance ratio on Rogers RT/Duroid® 5880 and an impedance ratio of 15:1 on a benzocyclobutene post-CMOS process. These high impedance ratios increased the power division ratio of an unequal Wilkinson power divider to 7:1 and reduced the size of a stepped impedance low-pass filter by 30% at 2GHz. By using a dielectric isolation layer, the EG-GCPW was implemented in a silicon-based post-CMOS process demonstrating a 6:1 unequal Wilkinson power divider. Thus, GCPW DGS-enabled circuits show improved performance and reduced size of microwave and mm-wave passive circuits.
机译:无源电路对于微波和毫米波(mm-wave)频率设计至关重要,尤其是在互补金属氧化物半导体(CMOS)集成电路出现新的商业应用时。但是,由于基板损耗和后端线(BEOL)的薄介电层,设计用于CMOS的分布式无源电路具有挑战性。此外,分布式无源电路需要适应紧凑性和集成性,同时克服这些挑战并保持高性能。接地的共面波导缺陷接地结构通过利用传输线的顶部和底部接地层来实现电路元件,从而满足了对紧凑和可集成无源电路的需求。挠性接地结构(DGS)是通过将特定图案蚀刻到传输线的接地层中而实现的分布式元件。这些结构可以与平面传输线的中心导体结合使用,以减小电路尺寸和/或提高性能。通过在接地共面波导(GCPW)中实现DGS,可以实现多个谐振和更高的阻抗。基于谐振的GCPW DGS比其微带和CPW同行更紧凑,并且非常适合后端垂直技术CMOS。这项研究通过在GCPW中实现螺旋形DGS并将所得的GCPW DGS晶胞应用于双性能带通滤波器,证明了在5.8GHz时尺寸减小了80%。该滤波器已缩放至60GHz,并通过使用浮动金属条来减少有损硅基板的影响,并以130nm CMOS工艺实现。基于阻抗的GCPW DGS,称为EG-GCPW,在Rogers RT /Duroid®5880上具有高达20:1的阻抗比,在苯并环丁烯后CMOS工艺中具有15:1的阻抗比。这些高阻抗比将不相等的Wilkinson功率分配器的功率分配比提高到7:1,并且在2GHz时将步进阻抗低通滤波器的尺寸减小了30%。通过使用介电隔离层,在基于硅的后CMOS工艺中实现了EG-GCPW,该工艺演示了6:1不等的威尔金森功率分配器。因此,启用GCPW DGS的电路显示出改进的性能,并减小了微波和毫米波无源电路的尺寸。

著录项

  • 作者

    Schlieter, Daniel Benjamin.;

  • 作者单位

    The University of Texas at Dallas.;

  • 授予单位 The University of Texas at Dallas.;
  • 学科 Engineering Electronics and Electrical.;Physics Electricity and Magnetism.
  • 学位 Ph.D.
  • 年度 2013
  • 页码 313 p.
  • 总页数 313
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 康复医学;
  • 关键词

  • 入库时间 2022-08-17 11:42:03

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号