首页> 外文学位 >Fine pitch and low area ratio stencil printing process.
【24h】

Fine pitch and low area ratio stencil printing process.

机译:细间距和低面积比的模版印刷工艺。

获取原文
获取原文并翻译 | 示例

摘要

Fine pitch and low area ratio printing is a necessity for modern electronics assembly. The necessity arises due to reduction of the space on printed circuit boards. On the other hand, it represents new technology challenges in the printing of electronics materials, such as solder paste, and this type of printing is difficult to apply in practice. Fine pitch and low area ratio printing pose difficulties as it does not follow the traditional rules of solder paste stencil printing. Fine pitch and low area ratio stencils have area ratio value less than the traditionally designated value, which is 0.66. It is believed that if these processes are studied carefully then better print quality can be achieved with cost effective solutions. In the 1990s through 2000s, this type of study was conducted with small electronics components such as 0402s, 0201s, and 01005s. Even at that time, it was difficult to print solders with apertures designed for those components; with today's even smaller volume printing needs, the challenges are intensified. It is necessary to have that process be cost effective. Cost effectiveness implies that the current material sets and equipment like the stencil printer, the stencils, and the solder paste is not drastically altered from those currently used in practice for non-fine pitch printing. There are two major sub-processes of an electronics material screen printing process, namely, the fill process and the release process. While there has been a significant prior study on the release process, comparatively, the fill process has been neglected. This research studies the fill aspect of the fine pitch and low area ratio printing process and focuses on analyzing the transfer efficiency of small volume deposits for BGA components. Three different experiments are conducted to study a cost effective fill process. The most effective process by which transfer efficiency can be increased is by reducing the attack angle of the squeegee blades.
机译:精细间距和低面积比的打印是现代电子组装的必要条件。由于减小印刷电路板上的空间而产生了必要性。另一方面,它在印刷电子材料(例如焊膏)方面代表了新技术挑战,并且这种印刷很难在实践中应用。细间距和低面积比印刷带来困难,因为它不遵循锡膏模版印刷的传统规则。细间距和低面积比的模板的面积比值小于传统指定的值0.66。据信,如果仔细研究这些过程,则可以通过具有成本效益的解决方案获得更好的打印质量。在1990年代至2000年代,这类研究是使用小型电子元件(例如0402s,0201s和01005s)进行的。即使在那时,也很难印刷带有为这些组件设计的孔的焊料。随着当今甚至更小批量的打印需求,挑战变得更加严峻。有必要使该过程具有成本效益。成本效益意味着当前的材料组和设备(例如模版印刷机,模版和焊膏)与目前在非精细间距印刷中实际使用的材料和设备没有发生重大变化。电子材料丝网印刷过程有两个主要子过程,即填充过程和释放过程。尽管已经对释放过程进行了大量的先期研究,但相比之下,填充过程却被忽略了。这项研究研究了细间距和低面积比印刷工艺的填充方面,并着重于分析小体积沉积物对BGA组件的转移效率。进行了三个不同的实验来研究具有成本效益的填充过程。可以提高转移效率的最有效方法是减小刮刀的攻角。

著录项

  • 作者

    Kulkarni, Aditya.;

  • 作者单位

    State University of New York at Binghamton.;

  • 授予单位 State University of New York at Binghamton.;
  • 学科 Engineering Industrial.
  • 学位 M.S.
  • 年度 2013
  • 页码 77 p.
  • 总页数 77
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 水产、渔业;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号