首页> 外文学位 >Design and analysis of a transformer coupled CMOS receiver front end for high frequency applications.
【24h】

Design and analysis of a transformer coupled CMOS receiver front end for high frequency applications.

机译:用于高频应用的变压器耦合CMOS接收器前端的设计和分析。

获取原文
获取原文并翻译 | 示例

摘要

Due to the limited spectral bandwidth and expected saturation of existing bands below 6 GHz, the trend for next-generation wireless communications is to utilize higher frequencies for wideband communication applications to avoid spectral congestion. However, this choice requires advanced technologies to build the RF interface. Previous designs operating at higher frequency have used GaAs high-electron mobility transistors (HEMTs), which offer excellent RF performance compared to silicon (Si) metal-oxide-semiconductor field effect transistors (MOSFETs) due to their higher electron mobility, higher breakdown voltage, and the availability of high quality-factor passives. However HEMT technologies are limited by high fabrication costs and low integration densities when compared to silicon designs.;With today's scaled down CMOS transistors showing cutoff frequency exceeding 100 GHz, IC operation at tens of gigahertz frequency range with relatively inexpensive and highly integrated CMOS process is possible. However, there are major challenges to employing CMOS technologies for these high frequency applications. Innovation is needed to overcome the lower supply voltage and lower available gain at the desired high frequency band.;Inductive coupling through the use of an on-chip transformer is a promising technique for high frequency applications. In this work, a monolithic 14-GHz CMOS receiver down-converter with on-chip LO and IF bandpass filter has been proposed. Theoretical analysis on circuit performance (gain, noise and linearity) in term of transformer device parameters was performed to analyze the tradeoff of the power consumption, gain, noise figure and linearity. A simplified linearity model was developed and verified with the mathematic analysis and circuit simulation. A prototype circuit chip was design and fabricated in a 0.13 um CMOS technology; the measurement data shows an agreement with the analysis. This demonstrates that transformer employed between the transconductance stage and the switching quad stage of the receiver front end lowers down the supply voltage and also implements single to differential conversion. This may provide a compact low power, low cost solution.
机译:由于有限的频谱带宽和6 GHz以下现有频带的预期饱和度,下一代无线通信的趋势是将更高的频率用于宽带通信应用以避免频谱拥塞。但是,这种选择需要先进的技术来构建RF接口。以前以较高频率工作的设计已使用GaAs高电子迁移率晶体管(HEMT),由于其较高的电子迁移率和较高的击穿电压,与硅(Si)金属氧化物半导体场效应晶体管(MOSFET)相比,它们具有出色的RF性能。 ,以及高品质的无源元件。然而,与硅设计相比,HEMT技术受制于高制造成本和低集成密度的限制。随着当今按比例缩小的CMOS晶体管的截止频率超过100 GHz,IC工作在数十GHz的频率范围内,且价格相对便宜且高度集成,因此可能。但是,在这些高频应用中采用CMOS技术存在重大挑战。需要创新来克服在所需的高频带下较低的电源电压和较低的可用增益。通过使用片上变压器进行电感耦合是用于高频应用的有前途的技术。在这项工作中,已经提出了带有片上LO和IF带通滤波器的单片14 GHz CMOS接收器下变频器。对电路性能(增益,噪声和线性度)进行了变压器设备参数的理论分析,以分析功耗,增益,噪声系数和线性度之间的折衷。开发了简化的线性模型,并通过数学分析和电路仿真进行了验证。设计了原型电路芯片,并采用0.13 um CMOS技术制造。测量数据表明与分析一致。这表明在接收器前端的跨导级和开关四级之间使用的变压器降低了电源电压,并且还实现了单到差分转换。这可以提供紧凑的低功率,低成本解决方案。

著录项

  • 作者

    Chen, Wenjian.;

  • 作者单位

    Arizona State University.;

  • 授予单位 Arizona State University.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2008
  • 页码 105 p.
  • 总页数 105
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 无线电电子学、电信技术;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号