首页> 外文会议>Symposium on VLSI circuits >A Post Processing Method for Reducing Substrate Coupling in Mixed-Signal Integrated Circuits
【24h】

A Post Processing Method for Reducing Substrate Coupling in Mixed-Signal Integrated Circuits

机译:减少混合信号集成电路中基板耦合的后处理方法

获取原文

摘要

Due to the heavily doped substrate material in modern MOS technologies, digital interference couples to sensitive analog nodes much more easily than in technologies with p' substrates. The guard ring method of isolating sensitive nodes is no longer as effective as before. In this contribution we investigate the isolation of analog circuits by etching a gap between analog and digital circuits from the back of the wafer. Experiments show that interference coupling 35dB above noise floor is completely removed when a gap is etched around the analog circuit.
机译:由于现代MOS技术中的重掺杂衬底材料,与采用p'衬底的技术相比,数字干扰更容易耦合至敏感的模拟节点。隔离敏感节点的保护环方法不再像以前那样有效。在本文中,我们通过刻蚀晶圆背面的模拟电路和数字电路之间的间隙来研究模拟电路的隔离。实验表明,当在模拟电路周围蚀刻间隙时,可以完全消除高于本底噪声35dB的干扰耦合。

著录项

  • 来源
    《Symposium on VLSI circuits》|1995年|41-42|共2页
  • 会议地点 Kyoto(JP)
  • 作者

    Philipp Basedau; Qiuting Huang;

  • 作者单位

    Integrated Systems Laboratory Swiss Federal Institute of Technology Zurich Switzerland;

  • 会议组织
  • 原文格式 PDF
  • 正文语种
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号