首页> 外文会议>Symposium on Gate Stack and Silicide Issues in Silicon Processing II, Apr 17-19, 2001, San Francisco, California >ELECTRICAL AND STRUCTURAL CHARACTERISTICS OF ULTRA-THIN TiO_2/Ti-Si-O STACKED GATE INSULATOR FORMED BY RF SPUTTERING TECHNIQUE
【24h】

ELECTRICAL AND STRUCTURAL CHARACTERISTICS OF ULTRA-THIN TiO_2/Ti-Si-O STACKED GATE INSULATOR FORMED BY RF SPUTTERING TECHNIQUE

机译:射频溅射技术制备超薄TiO_2 / Ti-Si-O叠层门绝缘子的电气和结构特性

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we have reported an attempt to decrease equivalent oxide thickness (EOT) of TiO_2 gate insulator by thinning the amorphous layer formed at the TiO_2/Si interface. We have decreased the thickness of the TiO_2/Si interfacial layer to as little as 1.6 nm by suppressing the oxygen flow rate during the TiO_2 sputtering. It was confirmed that the dielectric constant of the interfacial layer revealed higher value than that of SiO_2, depending on the sputtering condition. Titanium in the interfacial layer, which was responsible for the polarization enhancement, was explicitly identified by high spatial resolution TEM-EELS. As a result, EOT of 1.3 nm was realized by TiO_2/Ti-Si-O stacked gate insulator without any degradation in the electrical characteristics.
机译:在本文中,我们已经报告了通过减薄在TiO_2 / Si界面上形成的非晶层来减小TiO_2栅极绝缘体的等效氧化物厚度(EOT)的尝试。通过抑制TiO_2溅射过程中的氧气流速,我们已将TiO_2 / Si界面层的厚度减小至1.6nm。可以确定,取决于溅射条件,界面层的介电常数显示出比SiO_2更高的值。界面层中负责极化增强的钛已通过高空间分辨率TEM-EELS明确识别。结果,通过TiO 2 / Ti-Si-O堆叠的栅绝缘体实现了1.3nm的EOT,而没有电特性的任何下降。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号