Iterative convergence of optimal wire sizing and available buffer insertion for zero-skew clock tree optimization

摘要

In this paper, based on the topology of one DME-based zero-skew clock tree, the analysis of the optimal width of one wire segment and the information of available buffers on one wire segment, an iterative convergence-based algorithm is proposed to assign