Raising the Level of Abstraction for the Timing Verification of System-on-Chips

摘要

This paper proposes a general system-level timing verification method for System-on-Chips (SoC). Experiments have been carried out on several synthetic benchmark SoCs. Delays at the various interconnects are extracted from the SDF file generated after pla