Systematic HDL Design of a S-? Fractional-N Phase-Locked Loop for Wireless Applications

摘要

This paper presents a systematic HDL design of a Sigma-Delta fractional-N phase-locked loop based on behavioral modeling. The proposed design consists in describing the mixed behavior of this PLL architecture starting from the specifications of each build