An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES

摘要

MixColumns/InvMixColumns dominates both the logic resource and the critical delay in advanced encryption standard (AES) hardware implementation with direct mapping S-boxes. The proposed decomposition method optimizes the area and the delay of integrated M